Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Thu Dec  3 23:15:54 2020
| Host             : hog-efex1.cern.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file top_rod_efex_power_routed.rpt -pb top_rod_efex_power_summary_routed.pb -rpx top_rod_efex_power_routed.rpx
| Design           : top_rod_efex
| Device           : xc7vx550tffg1927-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 17.991       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 17.292       |
| Device Static (W)        | 0.699        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 69.8         |
| Junction Temperature (C) | 40.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     1.244 |       75 |       --- |             --- |
| Slice Logic              |     0.180 |   332556 |       --- |             --- |
|   LUT as Logic           |     0.135 |    96387 |    346400 |           27.83 |
|   Register               |     0.019 |   174675 |    692800 |           25.21 |
|   LUT as Shift Register  |     0.009 |    11310 |    174200 |            6.49 |
|   CARRY4                 |     0.008 |     6484 |    108300 |            5.99 |
|   Others                 |     0.006 |    18395 |       --- |             --- |
|   LUT as Distributed RAM |     0.002 |     1813 |    174200 |            1.04 |
|   F7/F8 Muxes            |    <0.001 |     2636 |    433200 |            0.61 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
| Signals                  |     0.283 |   252096 |       --- |             --- |
| Block RAM                |     0.242 |      250 |      1180 |           21.19 |
| MMCM                     |     0.463 |        4 |        20 |           20.00 |
| I/O                      |     0.065 |      103 |       600 |           17.17 |
| GTH                      |    14.814 |       54 |       --- |             --- |
| XADC                     |    <0.001 |        1 |       --- |             --- |
| Static Power             |     0.699 |          |           |                 |
| Total                    |    17.991 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.695 |       4.330 |      0.364 |
| Vccaux    |       1.800 |     0.333 |       0.274 |      0.059 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.019 |       0.018 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.039 |       0.019 |      0.020 |
| MGTAVcc   |       1.000 |     7.738 |       7.607 |      0.130 |
| MGTAVtt   |       1.200 |     4.010 |       3.976 |      0.033 |
| MGTVccaux |       1.800 |     0.021 |       0.020 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                 | Domain                                                                                                                                          | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLK_125_pin                                                                                                                                           | CLK_125_pin                                                                                                                                     |             8.0 |
| CLK_40_pin                                                                                                                                            | CLK_40                                                                                                                                          |            25.0 |
| CLK_40_pin                                                                                                                                            | CLK_40_pin_P                                                                                                                                    |            25.0 |
| FM_TXOUTCLK                                                                                                                                           | fm_interface_1/u0/I                                                                                                                             |             4.2 |
| FM_TXOUTCLK_2                                                                                                                                         | fm_interface_2/u0/I                                                                                                                             |             4.2 |
| GT_REFCLK112                                                                                                                                          | GTCLK_q112_c0p                                                                                                                                  |             6.2 |
| GT_REFCLK115                                                                                                                                          | GTCLK_q115_c0p                                                                                                                                  |             6.2 |
| GT_REFCLK118                                                                                                                                          | GTCLK_q118_c0p                                                                                                                                  |             6.2 |
| GT_REFCLK211                                                                                                                                          | GTCLK_q211_c0p                                                                                                                                  |             6.2 |
| GT_REFCLK214                                                                                                                                          | GTCLK_q214_c0p                                                                                                                                  |             6.2 |
| GT_REFCLK217                                                                                                                                          | GTCLK_q217_c0p                                                                                                                                  |             6.2 |
| GT_REFCLK219                                                                                                                                          | GTCLK_q219_c0p                                                                                                                                  |             6.2 |
| GT_REFCLK_C1_218                                                                                                                                      | GTCLK_q218_c1p                                                                                                                                  |             4.2 |
| backplane/aurora_10/aurora_module_i/no_common.aurora_rx_4l_64b_i/U0/gt_wrapper_i/aurora_rx_4l_64b_multi_gt_i/gt2_aurora_rx_4l_64b_i/gthe2_i/TXOUTCLK  | backplane/aurora_10/aurora_module_i/no_common.aurora_rx_4l_64b_i/U0/gt_wrapper_i/aurora_rx_4l_64b_multi_gt_i/gt2_aurora_rx_4l_64b_i/TX_OUT_CLK  |             3.1 |
| backplane/aurora_11/aurora_module_i/use_common.aurora_rx_1q_i/U0/gt_wrapper_i/aurora_rx_1q_multi_gt_i/gt2_aurora_rx_1q_i/gthe2_i/TXOUTCLK             | backplane/aurora_11/aurora_module_i/use_common.aurora_rx_1q_i/U0/gt_wrapper_i/aurora_rx_1q_multi_gt_i/gt2_aurora_rx_1q_i/TX_OUT_CLK             |             3.1 |
| backplane/aurora_12/aurora_module_i/use_common.aurora_rx_4l_64b_i/U0/gt_wrapper_i/aurora_rx_4l_64b_multi_gt_i/gt2_aurora_rx_4l_64b_i/gthe2_i/TXOUTCLK | backplane/aurora_12/aurora_module_i/use_common.aurora_rx_4l_64b_i/U0/gt_wrapper_i/aurora_rx_4l_64b_multi_gt_i/gt2_aurora_rx_4l_64b_i/TX_OUT_CLK |             3.1 |
| backplane/aurora_13/aurora_module_i/use_common.aurora_rx_1q_i/U0/gt_wrapper_i/aurora_rx_1q_multi_gt_i/gt2_aurora_rx_1q_i/gthe2_i/TXOUTCLK             | backplane/aurora_13/aurora_module_i/use_common.aurora_rx_1q_i/U0/gt_wrapper_i/aurora_rx_1q_multi_gt_i/gt2_aurora_rx_1q_i/TX_OUT_CLK             |             3.1 |
| backplane/aurora_14/aurora_module_i/use_common.aurora_rx_4l_64b_i/U0/gt_wrapper_i/aurora_rx_4l_64b_multi_gt_i/gt2_aurora_rx_4l_64b_i/gthe2_i/TXOUTCLK | backplane/aurora_14/aurora_module_i/use_common.aurora_rx_4l_64b_i/U0/gt_wrapper_i/aurora_rx_4l_64b_multi_gt_i/gt2_aurora_rx_4l_64b_i/TX_OUT_CLK |             3.1 |
| backplane/aurora_3/aurora_module_i/use_common.aurora_rx_1q_i/U0/gt_wrapper_i/aurora_rx_1q_multi_gt_i/gt2_aurora_rx_1q_i/gthe2_i/TXOUTCLK              | backplane/aurora_3/aurora_module_i/use_common.aurora_rx_1q_i/U0/gt_wrapper_i/aurora_rx_1q_multi_gt_i/gt2_aurora_rx_1q_i/TX_OUT_CLK              |             3.1 |
| backplane/aurora_4/aurora_module_i/use_common.aurora_rx_4l_64b_i/U0/gt_wrapper_i/aurora_rx_4l_64b_multi_gt_i/gt2_aurora_rx_4l_64b_i/gthe2_i/TXOUTCLK  | backplane/aurora_4/aurora_module_i/use_common.aurora_rx_4l_64b_i/U0/gt_wrapper_i/aurora_rx_4l_64b_multi_gt_i/gt2_aurora_rx_4l_64b_i/TX_OUT_CLK  |             3.1 |
| backplane/aurora_5/aurora_module_i/use_common.aurora_rx_1q_i/U0/gt_wrapper_i/aurora_rx_1q_multi_gt_i/gt2_aurora_rx_1q_i/gthe2_i/TXOUTCLK              | backplane/aurora_5/aurora_module_i/use_common.aurora_rx_1q_i/U0/gt_wrapper_i/aurora_rx_1q_multi_gt_i/gt2_aurora_rx_1q_i/TX_OUT_CLK              |             3.1 |
| backplane/aurora_6/aurora_module_i/use_common.aurora_rx_4l_64b_i/U0/gt_wrapper_i/aurora_rx_4l_64b_multi_gt_i/gt2_aurora_rx_4l_64b_i/gthe2_i/TXOUTCLK  | backplane/aurora_6/aurora_module_i/use_common.aurora_rx_4l_64b_i/U0/gt_wrapper_i/aurora_rx_4l_64b_multi_gt_i/gt2_aurora_rx_4l_64b_i/TX_OUT_CLK  |             3.1 |
| backplane/aurora_7/aurora_module_i/use_common.aurora_rx_1q_i/U0/gt_wrapper_i/aurora_rx_1q_multi_gt_i/gt2_aurora_rx_1q_i/gthe2_i/TXOUTCLK              | backplane/aurora_7/aurora_module_i/use_common.aurora_rx_1q_i/U0/gt_wrapper_i/aurora_rx_1q_multi_gt_i/gt2_aurora_rx_1q_i/TX_OUT_CLK              |             3.1 |
| backplane/aurora_8/aurora_module_i/use_common.aurora_rx_4l_64b_i/U0/gt_wrapper_i/aurora_rx_4l_64b_multi_gt_i/gt2_aurora_rx_4l_64b_i/gthe2_i/TXOUTCLK  | backplane/aurora_8/aurora_module_i/use_common.aurora_rx_4l_64b_i/U0/gt_wrapper_i/aurora_rx_4l_64b_multi_gt_i/gt2_aurora_rx_4l_64b_i/TX_OUT_CLK  |             3.1 |
| backplane/aurora_9/aurora_module_i/use_common.aurora_rx_1q_i/U0/gt_wrapper_i/aurora_rx_1q_multi_gt_i/gt2_aurora_rx_1q_i/gthe2_i/TXOUTCLK              | backplane/aurora_9/aurora_module_i/use_common.aurora_rx_1q_i/U0/gt_wrapper_i/aurora_rx_1q_multi_gt_i/gt2_aurora_rx_1q_i/TX_OUT_CLK              |             3.1 |
| backplane/combined_ttc/sume_RO_Rx_support_i/cttc_Rx_init_i/U0/MGT_combined_ttc_rx_i/gt0_MGT_combined_ttc_rx_i/gthe2_i/RXOUTCLK                        | backplane/combined_ttc/sume_RO_Rx_support_i/cttc_Rx_init_i/U0/MGT_combined_ttc_rx_i/gt0_MGT_combined_ttc_rx_i/gt0_rxoutclk_out                  |             6.2 |
| backplane/readout_ctrl/rod_RO_Tx_support_i/rod_RO_Tx_init_i/U0/rod_RO_Tx_i/gt0_rod_RO_Tx_i/gthe2_i/TXOUTCLK                                           | backplane/readout_ctrl/rod_RO_Tx_support_i/rod_RO_Tx_init_i/U0/rod_RO_Tx_i/gt0_rod_RO_Tx_i/gt0_txoutclk_out                                     |             6.2 |
| clk240_clk_wiz_240                                                                                                                                    | fm_interface_1/clk_blk/inst/clk240_clk_wiz_240                                                                                                  |             4.2 |
| clk240_clk_wiz_240_1                                                                                                                                  | fm_interface_2/clk_blk/inst/clk240_clk_wiz_240                                                                                                  |             4.2 |
| clk40                                                                                                                                                 | fm_interface_1/clk_blk/inst/clk40_clk_wiz_240                                                                                                   |            10.0 |
| clk40_2                                                                                                                                               | fm_interface_2/clk_blk/inst/clk40_clk_wiz_240                                                                                                   |            10.0 |
| clkfbout                                                                                                                                              | ipbus_blk/ipbus/example_clocks/clock_generator/clkfbout                                                                                         |             8.0 |
| clkfbout_clk_wiz_240                                                                                                                                  | fm_interface_1/clk_blk/inst/clkfbout_clk_wiz_240                                                                                                |            25.0 |
| clkfbout_clk_wiz_240_1                                                                                                                                | fm_interface_2/clk_blk/inst/clkfbout_clk_wiz_240                                                                                                |            25.0 |
| clkfbout_packet_processor_clock                                                                                                                       | proc_clock_gen/inst/clkfbout_packet_processor_clock                                                                                             |            25.0 |
| clkout0                                                                                                                                               | ipbus_blk/ipbus/example_clocks/clock_generator/clkout0                                                                                          |             8.0 |
| clkout1                                                                                                                                               | ipbus_blk/ipbus/example_clocks/clock_generator/clkout1                                                                                          |            10.0 |
| clkout2                                                                                                                                               | ipbus_blk/ipbus/example_clocks/clock_generator/clkout2                                                                                          |             5.0 |
| clkout3                                                                                                                                               | ipbus_blk/ipbus/example_clocks/clock_generator/clkout3                                                                                          |            32.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                            |            33.0 |
| pp_clock_packet_processor_clock                                                                                                                       | proc_clock_gen/inst/pp_clock_packet_processor_clock                                                                                             |             6.2 |
| rgmii_rxc                                                                                                                                             | rgmii_rxc                                                                                                                                       |             8.0 |
| user_clk_out_10                                                                                                                                       | backplane/aurora_10/aurora_module_i/clock_module_i/CLK                                                                                          |             3.2 |
| user_clk_out_11                                                                                                                                       | backplane/aurora_11/aurora_module_i/clock_module_i/CLK                                                                                          |             3.2 |
| user_clk_out_12                                                                                                                                       | backplane/aurora_12/aurora_module_i/clock_module_i/CLK                                                                                          |             3.2 |
| user_clk_out_13                                                                                                                                       | backplane/aurora_13/aurora_module_i/clock_module_i/CLK                                                                                          |             3.2 |
| user_clk_out_14                                                                                                                                       | backplane/aurora_14/aurora_module_i/clock_module_i/CLK                                                                                          |             3.2 |
| user_clk_out_3                                                                                                                                        | backplane/aurora_3/aurora_module_i/clock_module_i/CLK                                                                                           |             3.2 |
| user_clk_out_4                                                                                                                                        | backplane/aurora_4/aurora_module_i/clock_module_i/CLK                                                                                           |             3.2 |
| user_clk_out_5                                                                                                                                        | backplane/aurora_5/aurora_module_i/clock_module_i/CLK                                                                                           |             3.2 |
| user_clk_out_6                                                                                                                                        | backplane/aurora_6/aurora_module_i/clock_module_i/CLK                                                                                           |             3.2 |
| user_clk_out_7                                                                                                                                        | backplane/aurora_7/aurora_module_i/clock_module_i/CLK                                                                                           |             3.2 |
| user_clk_out_8                                                                                                                                        | backplane/aurora_8/aurora_module_i/clock_module_i/CLK                                                                                           |             3.2 |
| user_clk_out_9                                                                                                                                        | backplane/aurora_9/aurora_module_i/clock_module_i/CLK                                                                                           |             3.2 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| top_rod_efex                       |    17.292 |
|   Bulk_0_64_32                     |     0.034 |
|     ILA_packet_fifo                |     0.025 |
|       U0                           |     0.025 |
|     data_width_conv                |     0.001 |
|       inst                         |     0.001 |
|     main_fifo                      |     0.008 |
|       inst                         |     0.008 |
|   Bulk_1_64_32                     |     0.035 |
|     ILA_packet_fifo                |     0.024 |
|       U0                           |     0.024 |
|     data_width_conv                |     0.001 |
|       inst                         |     0.001 |
|     main_fifo                      |     0.009 |
|       inst                         |     0.009 |
|   Bulk_2_64_32                     |     0.035 |
|     ILA_packet_fifo                |     0.025 |
|       U0                           |     0.025 |
|     data_width_conv                |     0.001 |
|       inst                         |     0.001 |
|     main_fifo                      |     0.009 |
|       inst                         |     0.009 |
|   ILA_axi_slot4                    |     0.014 |
|     U0                             |     0.014 |
|       ila_core_inst                |     0.014 |
|   ILA_axi_slot5                    |     0.014 |
|     U0                             |     0.014 |
|       ila_core_inst                |     0.014 |
|   backplane                        |    14.661 |
|     aurora_10                      |     1.182 |
|       aurora_module_i              |     1.182 |
|     aurora_11                      |     1.177 |
|       aurora_module_i              |     1.177 |
|     aurora_12                      |     1.180 |
|       aurora_module_i              |     1.180 |
|     aurora_13                      |     1.179 |
|       aurora_module_i              |     1.179 |
|     aurora_14                      |     1.191 |
|       aurora_module_i              |     1.191 |
|     aurora_3                       |     1.180 |
|       aurora_module_i              |     1.180 |
|     aurora_4                       |     1.180 |
|       aurora_module_i              |     1.180 |
|     aurora_5                       |     1.179 |
|       aurora_module_i              |     1.179 |
|     aurora_6                       |     1.181 |
|       aurora_module_i              |     1.181 |
|     aurora_7                       |     1.180 |
|       aurora_module_i              |     1.180 |
|     aurora_8                       |     1.195 |
|       aurora_module_i              |     1.195 |
|     aurora_9                       |     1.179 |
|       aurora_module_i              |     1.179 |
|     clock_tester                   |     0.007 |
|       clock_test_ila_block         |     0.006 |
|     combined_ttc                   |     0.266 |
|       gt0_frame_check              |     0.002 |
|       ila_rx2_inst                 |     0.021 |
|       inst_regs                    |     0.003 |
|       sume_RO_Rx_support_i         |     0.238 |
|     readout_ctrl                   |     0.203 |
|       ila_tx0_inst                 |     0.005 |
|       rod_RO_Tx_support_i          |     0.196 |
|   bkpln_control_ila                |     0.009 |
|     U0                             |     0.009 |
|       ila_core_inst                |     0.008 |
|   dbg_hub                          |     0.005 |
|     inst                           |     0.005 |
|       BSCANID.u_xsdbm_id           |     0.005 |
|   event_builder                    |     0.888 |
|     bulk_0                         |     0.026 |
|       bulkl_proc_probe             |     0.012 |
|       event_header_crc             |     0.001 |
|       gen_reg.status_regs          |     0.006 |
|       input_mux                    |     0.005 |
|     bulk_1                         |     0.018 |
|       bulkl_proc_probe             |     0.011 |
|       gen_reg.status_regs          |     0.006 |
|     bulk_2                         |     0.018 |
|       bulkl_proc_probe             |     0.011 |
|       gen_reg.status_regs          |     0.006 |
|     fifo_layer                     |     0.689 |
|       ch0                          |     0.083 |
|       ch1                          |     0.080 |
|       ch10                         |     0.030 |
|       ch11                         |     0.037 |
|       ch2                          |     0.077 |
|       ch3                          |     0.069 |
|       ch4                          |     0.065 |
|       ch5                          |     0.041 |
|       ch6                          |     0.066 |
|       ch7                          |     0.070 |
|       ch8                          |     0.028 |
|       ch9                          |     0.031 |
|       gen_reg.channel_map_ila      |     0.005 |
|       gen_reg.registers            |     0.001 |
|       gen_reg.ttc_regs             |     0.004 |
|     readout_controller             |     0.038 |
|       readout_ctrl_ila2            |     0.024 |
|       ro_crc                       |     0.006 |
|     tob_processor_0                |     0.057 |
|       event_builder_0              |     0.037 |
|       gen_reg.status_regs          |     0.006 |
|       input_mux                    |     0.006 |
|       input_mux_ila                |     0.008 |
|     ttc_input                      |     0.041 |
|       bulk_ttc_fifo                |     0.009 |
|       ila_bulk_ttc_fifo            |     0.007 |
|       ila_ttc_fifo_in              |     0.008 |
|       ila_ttc_fifo_out             |     0.008 |
|       ttc_fifo                     |     0.009 |
|   fm_interface_1                   |     0.529 |
|     chan_0                         |     0.037 |
|       L1ID_fifo                    |     0.002 |
|       ila_fm                       |     0.009 |
|       ram0                         |     0.005 |
|       u5                           |     0.011 |
|       u7                           |     0.007 |
|     chan_1                         |     0.030 |
|       L1ID_fifo                    |     0.002 |
|       ila_fm                       |     0.009 |
|       ram0                         |     0.005 |
|       u5                           |     0.008 |
|       u7                           |     0.005 |
|     clk_blk                        |     0.118 |
|       inst                         |     0.118 |
|     u0                             |     0.344 |
|       g_gt_channel[0].rxresetfsm_i |     0.002 |
|       g_gt_channel[1].rxresetfsm_i |     0.002 |
|       ila_resetfsm                 |     0.005 |
|       txresetfsm_i                 |     0.002 |
|   fm_interface_2                   |     0.599 |
|     chan_0                         |     0.070 |
|       L1ID_fifo                    |     0.002 |
|       axi_trace_dbg.fm_axi_trace   |     0.016 |
|       ila_ed_dbg.ila_ed            |     0.019 |
|       ila_fm                       |     0.009 |
|       ram0                         |     0.005 |
|       u5                           |     0.008 |
|       u7                           |     0.008 |
|     chan_1                         |     0.064 |
|       L1ID_fifo                    |     0.002 |
|       axi_trace_dbg.fm_axi_trace   |     0.016 |
|       ila_ed_dbg.ila_ed            |     0.017 |
|       ila_fm                       |     0.009 |
|       ram0                         |     0.005 |
|       u5                           |     0.007 |
|       u7                           |     0.006 |
|     clk_blk                        |     0.118 |
|       inst                         |     0.118 |
|     u0                             |     0.347 |
|       g_gt_channel[0].rxresetfsm_i |     0.002 |
|       g_gt_channel[1].rxresetfsm_i |     0.002 |
|       ila_resetfsm                 |     0.006 |
|       txresetfsm_i                 |     0.002 |
|   ipbus_blk                        |     0.297 |
|     axi4_subsys                    |     0.025 |
|       axi4_subsys_i                |     0.025 |
|     ipbus                          |     0.270 |
|       clocks                       |     0.003 |
|       example_clocks               |     0.109 |
|       ipbus                        |     0.067 |
|       trimac_fifo_block            |     0.091 |
|   pp_out_fifo_6432                 |     0.035 |
|     ILA_packet_fifo                |     0.024 |
|       U0                           |     0.024 |
|     data_width_conv                |     0.001 |
|       inst                         |     0.001 |
|     main_fifo                      |     0.009 |
|       inst                         |     0.009 |
|   proc_clock_gen                   |     0.123 |
|     inst                           |     0.123 |
+------------------------------------+-----------+


