My Project
v0.0.16
|
Entities | |
imp_crc | architecture |
Libraries | |
ieee |
Use Clauses | |
std_logic_1164 |
Ports | |
data_in | in std_logic_vector ( 15 downto 0 ) |
clk | in std_logic |
crc_start | in std_logic |
crc_out | out std_logic_vector ( 15 downto 0 ) |
|
Port |
|
Port |
|
Port |
|
Port |
|
Library |
|
Package |