My Project
v0.0.16
|
Entities | |
behavioural | architecture |
Libraries | |
ieee |
Use Clauses | |
std_logic_1164 | |
numeric_std |
Generics | |
MULTI_PACKET | boolean := false |
Ports | |
clk | in std_logic |
rst | in std_logic |
tx_data | in std_logic_vector ( 7 downto 0 ) |
tx_valid | in std_logic |
tx_last | in std_logic |
tx_error | in std_logic |
tx_ready | out std_logic |
rx_data | out std_logic_vector ( 7 downto 0 ) |
rx_valid | out std_logic |
rx_last | out std_logic |
rx_error | out std_logic |
|
Port |
|
Library |
|
Generic |
|
Package |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Package |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |