My Project
v0.0.16
|
Processes | |
PROCESS_33 | ( clk ) |
PROCESS_49 | ( clk ) |
PROCESS_586 | ( clk ) |
Signals | |
src | unsigned ( 1 downto 0 ) |
sel | integer range 0 to N_BUS - 1 |
busy | std_logic |
|
Process |
|
Process |
|
Process |
|
Signal |
|
Signal |