rtl Architecture Reference

Processes
PROCESS_390	( clk )
PROCESS_391	( rclk )

Types
ram_array	( 0 to 2 ** ADDR_WIDTH - 1 ) std_logic_vector ( 31 downto 0 )

Signals
sel	integer range 0 to 2 ** ADDR_WIDTH - 1 := 0
rsel	integer range 0 to 2 ** ADDR_WIDTH - 1 := 0
ack	std_logic

Shared Variables
ram	shared ram_array := := ( X " 000000BC " , X " 00000001 " , X " 00000002 " , X " 00000003 " , X " 00000004 " , X " 00000005 " , X " 00000006 " , X " 00000007 " , X " 00000008 " , X " 00000009 " , X " 0000000A " , X " 0000000B " , X " 0000000C " , X " 0000000D " , X " 0000000E " , X " 0000000F " , X " DEADBEEF " , X " BAD0F00D " , others = > X " 00000000 " )

Member Function Documentation

PROCESS_390()

PROCESS_390 (   clk   )

Process

PROCESS_391()

PROCESS_391 (   rclk   )

Process

Member Data Documentation

ack

ack std_logic

Signal

ram

ram shared ram_array := := ( X " 000000BC " , X " 00000001 " , X " 00000002 " , X " 00000003 " , X " 00000004 " , X " 00000005 " , X " 00000006 " , X " 00000007 " , X " 00000008 " , X " 00000009 " , X " 0000000A " , X " 0000000B " , X " 0000000C " , X " 0000000D " , X " 0000000E " , X " 0000000F " , X " DEADBEEF " , X " BAD0F00D " , others = > X " 00000000 " )

Shared Variable

ram_array

ram_array ( 0 to 2 ** ADDR_WIDTH - 1 ) std_logic_vector ( 31 downto 0 )

Type

rsel

rsel integer range 0 to 2 ** ADDR_WIDTH - 1 := 0

Signal

sel

sel integer range 0 to 2 ** ADDR_WIDTH - 1 := 0

Signal

---

The documentation for this class was generated from the following file:

• FTM/Control/hdl/ipbus_dpram_rout.vhd