◆ __init__()
def __init__ |
( |
|
self, |
|
|
|
board, |
|
|
|
links = None |
|
) |
| |
Creator. If links is None, an attempt to autodiscover the active links is done.
◆ __str__()
◆ _buildNodes()
◆ _buildRegions()
def _buildRegions |
( |
|
self, |
|
|
|
links = None |
|
) |
| |
|
private |
Discover the links instanciated in the firmware.
◆ alignLinks()
def alignLinks |
( |
|
self, |
|
|
|
secondary = False , |
|
|
|
orbitTag = False , |
|
|
|
fixlatency = None |
|
) |
| |
◆ captureAndDump()
def captureAndDump |
( |
|
self, |
|
|
|
path, |
|
|
|
data_rx = None , |
|
|
|
data_tx = None , |
|
|
|
capture = True |
|
) |
| |
if cap_depth is 0x0 or none, don't capture
◆ checkLinks()
Test all the MGTs for CRC and alignment errors.
◆ checkTTC()
◆ clearBuffers()
def clearBuffers |
( |
|
self, |
|
|
|
data_rx = None , |
|
|
|
data_tx = None , |
|
|
|
forceclear = False |
|
) |
| |
Clears the Rx/Tx buffers
Args:
data_rx:
data_tx:
◆ clearCounters()
def clearCounters |
( |
|
self | ) |
|
◆ configureClocking()
def configureClocking |
( |
|
self, |
|
|
|
clkOpt, |
|
|
|
extClk40Src |
|
) |
| |
◆ configureHdrFormatter()
def configureHdrFormatter |
( |
|
self, |
|
|
|
strip, |
|
|
|
insert |
|
) |
| |
◆ configureLinks()
def configureLinks |
( |
|
self, |
|
|
|
loopback = False |
|
) |
| |
Configure and align MGTs.
◆ configureTTC()
def configureTTC |
( |
|
self, |
|
|
|
ttcEnable, |
|
|
|
bc0Internal |
|
) |
| |
◆ deleteFromSD()
def deleteFromSD |
( |
|
self, |
|
|
|
filename |
|
) |
| |
◆ dispatch()
◆ dump()
◆ enableChanAlignment()
def enableChanAlignment |
( |
|
self | ) |
|
Enable alignment for channels belonging to the active quads.
◆ fileFromSD()
def fileFromSD |
( |
|
self, |
|
|
|
filepath, |
|
|
|
filename |
|
) |
| |
◆ fileToSD()
def fileToSD |
( |
|
self, |
|
|
|
filepath, |
|
|
|
filename |
|
) |
| |
◆ generics()
◆ hardReset()
◆ log()
◆ measureRefClocks()
def measureRefClocks |
( |
|
self | ) |
|
◆ minipodSensors()
def minipodSensors |
( |
|
self | ) |
|
◆ name()
◆ printId()
◆ readBuffers()
◆ readGenerics()
◆ rebootFPGA()
def rebootFPGA |
( |
|
self, |
|
|
|
filename |
|
) |
| |
◆ reset()
def reset |
( |
|
self, |
|
|
|
clkOpt, |
|
|
|
extClk40Src = True , |
|
|
|
overrideBC0 = False |
|
) |
| |
Reset the board status and configure clocking.
◆ resetPayload()
◆ scanSD()
◆ scanTTCPhase()
def scanTTCPhase |
( |
|
self, |
|
|
|
start = 0x0 , |
|
|
|
stop = 0x540 |
|
) |
| |
◆ setDummySensor()
def setDummySensor |
( |
|
self, |
|
|
|
value |
|
) |
| |
◆ setupTx2RxOrbitPattern()
def setupTx2RxOrbitPattern |
( |
|
self | ) |
|
Configures the MP7 buffers for Tx->Rx pattern
◆ setupTx2RxPattern()
def setupTx2RxPattern |
( |
|
self | ) |
|
Configures the MP7 buffers for Tx->Rx pattern
◆ __repr__
◆ _bufferRegionsIds
◆ _generics
◆ _log
_log = logging.getLogger('MP7Controller') |
|
staticprivate |
◆ _mgtRegionsIds
◆ _regionsIds
Discover the links instanciated in the firmware.
◆ align
◆ board
Creator. If links is None, an attempt to autodiscover the active links is done.
◆ buf
◆ bufferGroup
◆ clocking
◆ ctrl
◆ datapath
◆ firmware
firmware = mmc.FileFromSD(filename) |
|
static |
◆ fmt
◆ fwByteArray
fwByteArray = bytearray(firmware.Bitstream()) |
|
static |
◆ mgtGroup
◆ mgts
◆ mmc
◆ mmcPipe
◆ ofile
ofile = open(join(filepath,filename),'wb') |
|
static |
◆ si5326
◆ ttc
The documentation for this class was generated from the following file:
- ipbus_lib/boards/kc705/software/tests/src/python/mp7tools/controller.py