reset_sync Entity Reference

Inheritance diagram for reset_sync:

Libraries
ieee
unisim

Use Clauses
std_logic_1164
vcomponents

Generics
INITIALISE	bit_vector ( 1 downto 0 ) := " 11 "

Ports
reset_in	in std_logic
enable	in std_logic
clk	in std_logic
reset_out	out std_logic

Member Data Documentation

clk

clk in std_logic

Port

enable

enable in std_logic

Port

ieee

ieee

Library

INITIALISE

INITIALISE bit_vector ( 1 downto 0 ) := " 11 "

Generic

reset_in

reset_in in std_logic

Port

reset_out

reset_out out std_logic

Port

std_logic_1164

std_logic_1164

Package

unisim

unisim

Library

vcomponents

vcomponents

Package

---

The documentation for this class was generated from the following file:

• components/ipbus_eth/firmware/gen_hdl/v6_emac_v2_3_basex/reset_sync.vhd