My Project
v0.0.16
|
Entities | |
rtl | architecture |
Libraries | |
IEEE | |
UNISIM |
Use Clauses | |
STD_LOGIC_1164 | |
numeric_std | |
vcomponents |
Ports | |
flash_cclk | in std_logic |
|
Port |
|
Library |
|
Package |
|
Package |
|
Library |
|
Package |