|
My Project
v0.0.16
|

Entities | |
| v3 | architecture |
Libraries | |
| ieee | |
Use Clauses | |
| std_logic_1164 | |
Generics | |
| SECONDARYPORT | std_logic := ' 0 ' |
| IPBUSPORT | std_logic_vector ( 15 DOWNTO 0 ) := x " C351 " |
Ports | |
| mac_clk | in std_logic |
| rx_reset | in std_logic |
| enable_125 | std_logic |
| my_rx_data | in std_logic_vector ( 7 downto 0 ) |
| my_rx_last | in std_logic |
| my_rx_valid | in std_logic |
| My_MAC_addr | in std_logic_vector ( 47 downto 0 ) |
| My_IP_addr | in std_logic_vector ( 31 downto 0 ) |
| ipbus_port | in std_logic_vector ( 15 DOWNTO 0 ) |
| next_pkt_id | in std_logic_vector ( 15 downto 0 ) |
| pkt_broadcast | out std_logic |
| pkt_byteswap | out std_logic |
| pkt_drop_arp | out std_logic |
| pkt_drop_ipbus | out std_logic |
| pkt_drop_payload | out std_logic |
| pkt_drop_ping | out std_logic |
| pkt_drop_rarp | out std_logic |
| pkt_drop_resend | out std_logic |
| pkt_drop_status | out std_logic |
| pkt_runt | out std_logic |
| reliable_packet | out std_logic |
| MAC_addr | in std_logic_vector ( 47 downto 0 ) |
|
Port |
|
Library |
|
Port |
|
Generic |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Generic |
|
Package |
1.8.13