My Project  v0.0.16
Signals | Processes
rtl Architecture Reference

Processes

rst_macclk_block  ( mac_clk )
send_packet  ( mac_clk )
data_block  ( mac_clk )
addr_block  ( mac_clk )
tick_counter  ( mac_clk )
random  ( mac_clk )
rarp_req_block  ( mac_clk )
rst_macclk_block  ( mac_clk )
send_packet  ( mac_clk )
data_block  ( mac_clk )
addr_block  ( mac_clk )
tick_counter  ( mac_clk )
random  ( mac_clk )
rarp_req_block  ( mac_clk )
rst_macclk_block  ( mac_clk )
send_packet  ( mac_clk )
data_block  ( mac_clk )
addr_block  ( mac_clk )
tick_counter  ( mac_clk )
random  ( mac_clk )
rarp_req_block  ( mac_clk )

Signals

rarp_we_sig  std_logic
address  unsigned ( 5 downto 0 )
rarp_req  std_logic
tick  std_logic
rndm  std_logic_vector ( 4 downto 0 )
rst_macclk_sig  std_logic

Member Function Documentation

◆ addr_block() [1/3]

addr_block (   mac_clk  
)
Process

◆ addr_block() [2/3]

addr_block (   mac_clk  
)
Process

◆ addr_block() [3/3]

addr_block (   mac_clk  
)
Process

◆ data_block() [1/3]

data_block (   mac_clk  
)
Process

◆ data_block() [2/3]

data_block (   mac_clk  
)
Process

◆ data_block() [3/3]

data_block (   mac_clk  
)
Process

◆ random() [1/3]

random (   mac_clk  
)
Process

◆ random() [2/3]

random (   mac_clk  
)
Process

◆ random() [3/3]

random (   mac_clk  
)
Process

◆ rarp_req_block() [1/3]

rarp_req_block (   mac_clk  
)
Process

◆ rarp_req_block() [2/3]

rarp_req_block (   mac_clk  
)
Process

◆ rarp_req_block() [3/3]

rarp_req_block (   mac_clk  
)
Process

◆ rst_macclk_block() [1/3]

rst_macclk_block (   mac_clk  
)
Process

◆ rst_macclk_block() [2/3]

rst_macclk_block (   mac_clk  
)
Process

◆ rst_macclk_block() [3/3]

rst_macclk_block (   mac_clk  
)
Process

◆ send_packet() [1/3]

send_packet (   mac_clk  
)
Process

◆ send_packet() [2/3]

send_packet (   mac_clk  
)
Process

◆ send_packet() [3/3]

send_packet (   mac_clk  
)
Process

◆ tick_counter() [1/3]

tick_counter (   mac_clk  
)
Process

◆ tick_counter() [2/3]

tick_counter (   mac_clk  
)
Process

◆ tick_counter() [3/3]

tick_counter (   mac_clk  
)
Process

Member Data Documentation

◆ address

address unsigned ( 5 downto 0 )
Signal

◆ rarp_req

rarp_req std_logic
Signal

◆ rarp_we_sig

rarp_we_sig std_logic
Signal

◆ rndm

rndm std_logic_vector ( 4 downto 0 )
Signal

◆ rst_macclk_sig

rst_macclk_sig std_logic
Signal

◆ tick

tick std_logic
Signal
The documentation for this class was generated from the following file:
Generated by   doxygen 1.8.13