My Project
v0.0.16
|
Constraints | |
eth/clk125_out | TNM_NET = clk125 |
TS_clk125 | PERIOD clk125 8ns |
clocks/rst | TIG |
clocks/nuke_i | TIG |
sgmii_clkp | LOC = M6 | DIFF_TERM = TRUE | TNM_NET = gtpclk |
sgmii_clkn | LOC = M5 | DIFF_TERM = TRUE |
TS_gtpclk | PERIOD gtpclk 8ns |
eth/*/gtxe1_i | LOC = GTXE1_X0Y10 |
phy_rstb | LOC = AK16 | IOSTANDARD = LVCMOS25 |
ethb/*/gtxe1_i | LOC = GTXE1_X0Y9 |
leds<0> | LOC = AF31 | IOSTANDARD = LVCMOS25 |
leds<1> | LOC = AB25 | IOSTANDARD = LVCMOS25 |
leds<2> | LOC = AC25 | IOSTANDARD = LVCMOS25 |
|
Constraints |
|
Constraints |
|
Constraints |
|
Constraints |
|
Constraints |
|
Constraints |
|
Constraints |
|
Constraints |
|
Constraints |
|
Constraints |
|
Constraints |
|
Constraints |
|
Constraints |