ROD firmware  1.0.5
ATLAS l1-calo - ROD_eFEX and ROD_jFEX firmware for the L1Calo ROD board

Back to ROD documentation
Generics | Libraries | Ports | Use Clauses
CRC Entity Reference
Inheritance diagram for CRC:
aurora_pipe aurora_pipe_p2 backplane_crc ev_builder packet_crc testbench_crc channel_fifo channel_fifo_p2 fex_rx_checker tob_processor input_capture input_fifos input_fifos_p2 top_rod_efex top_rod_jfex packet_processor input_capture_regs packet_processor rod_top top_rod_efex top_rod_jfex tob_proc_regs rod_top top_rod_efex top_rod_jfex tob_processor packet_processor rod_top top_rod_efex top_rod_jfex

Entities

rtl  architecture
 

Libraries

ieee 
work 

Use Clauses

std_logic_1164 

Generics

Nbits  positive := 64
CRC_Width  positive := 9
G_Poly  Std_Logic_Vector := " 011111011 "
G_InitVal  std_logic_vector := " 111111111 "

Ports

Calc   in   std_logic
Clk   in   std_logic
DIn   in   std_logic_vector ( Nbits- 1 downto 0 )
Reset   in   std_logic

Detailed Description

Definition at line 25 of file crc.vhd.


The documentation for this class was generated from the following file: