rtl Architecture Reference

Processes
PROCESS_36	( init_clk )
PROCESS_37	( init_clk )
PROCESS_38	( init_clk )
PROCESS_39	( init_clk )
PROCESS_40	( init_clk )
PROCESS_41	( init_clk )

Signals
samp1	std_logic := ' 0 '
samp2	std_logic := ' 0 '
btn_samp1	std_logic := ' 0 '
start_seq	std_logic := ' 0 '
count	std_logic_vector ( 15 downto 0 ) := X " 0000 "
pwrcount	std_logic_vector ( 15 downto 0 ) := X " 0000 "
tx_btn_reset	std_logic := ' 0 '
rx_btn_reset	std_logic := ' 0 '
tx_pwr_reset	std_logic := ' 0 '
rx_pwr_reset	std_logic := ' 0 '
rx_pwr_GTReset	std_logic := ' 0 '
tx_pwr_GTReset	std_logic := ' 0 '
rx_btn_GTReset	std_logic := ' 0 '
tx_btn_GTReset	std_logic := ' 0 '
pwr_on	std_logic

Detailed Description

Definition at line 46 of file aurora_reset.vhd.

---

The documentation for this class was generated from the following file:

• ROD/packet_processor/hdl/aurora_reset.vhd