Behavioral Architecture Reference

2-word adder More...

Processes
PROCESS_0	( CLK )

Signals
OutWord	DataWord := ( others = > ' 0 ' )
OutCarry	std_logic := ' 0 '

Detailed Description

2-word adder

Add a description here

Author

Francesco Gonnella

Definition at line 27 of file Adder.vhd.

---

The documentation for this class was generated from the following file:

• Algorithm/hdl/Adder.vhd