eFEX firmware  1.7.3
ATLAS l1-calo - electron and tau feature extraction firmware for eFEX boards

Back to eFEX documentation
Attributes | Components | Constants | Instantiations | Signals
behav Architecture Reference

Components

BDTModel_sparsemux_9_2_6_1_1_x  <Entity BDTModel_sparsemux_9_2_6_1_1_x>

Constants

ap_const_logic_1  STD_LOGIC := ' 1 '
ap_const_boolean_1  BOOLEAN := true
ap_const_lv16_159  STD_LOGIC_VECTOR ( 15 downto 0 ) := " 0000000101011001 "
ap_const_lv32_5  STD_LOGIC_VECTOR ( 31 downto 0 ) := " 00000000000000000000000000000101 "
ap_const_lv32_F  STD_LOGIC_VECTOR ( 31 downto 0 ) := " 00000000000000000000000000001111 "
ap_const_lv11_0  STD_LOGIC_VECTOR ( 10 downto 0 ) := " 00000000000 "
ap_const_lv16_12  STD_LOGIC_VECTOR ( 15 downto 0 ) := " 0000000000010010 "
ap_const_lv1_1  STD_LOGIC_VECTOR ( 0 downto 0 ) := " 1 "
ap_const_lv2_2  STD_LOGIC_VECTOR ( 1 downto 0 ) := " 10 "
ap_const_lv2_3  STD_LOGIC_VECTOR ( 1 downto 0 ) := " 11 "
ap_const_lv6_25  STD_LOGIC_VECTOR ( 5 downto 0 ) := " 100101 "
ap_const_lv6_2D  STD_LOGIC_VECTOR ( 5 downto 0 ) := " 101101 "
ap_const_lv6_32  STD_LOGIC_VECTOR ( 5 downto 0 ) := " 110010 "
ap_const_lv6_1D  STD_LOGIC_VECTOR ( 5 downto 0 ) := " 011101 "
ap_const_logic_0  STD_LOGIC := ' 0 '

Signals

tmp_fu_74_p4  STD_LOGIC_VECTOR ( 10 downto 0 )
comparison_fu_68_p2  STD_LOGIC_VECTOR ( 0 downto 0 )
comparison_3_fu_84_p2  STD_LOGIC_VECTOR ( 0 downto 0 )
comparison_4_fu_90_p2  STD_LOGIC_VECTOR ( 0 downto 0 )
activation_5_fu_96_p2  STD_LOGIC_VECTOR ( 0 downto 0 )
activation_fu_102_p2  STD_LOGIC_VECTOR ( 0 downto 0 )
xor_ln170_fu_114_p2  STD_LOGIC_VECTOR ( 0 downto 0 )
activation_8_fu_108_p2  STD_LOGIC_VECTOR ( 0 downto 0 )
zext_ln170_fu_120_p1  STD_LOGIC_VECTOR ( 1 downto 0 )
or_ln170_fu_124_p2  STD_LOGIC_VECTOR ( 0 downto 0 )
select_ln170_fu_130_p3  STD_LOGIC_VECTOR ( 1 downto 0 )
agg_result_fu_146_p9  STD_LOGIC_VECTOR ( 5 downto 0 )
agg_result_fu_146_p10  STD_LOGIC_VECTOR ( 1 downto 0 )
agg_result_fu_146_p11  STD_LOGIC_VECTOR ( 5 downto 0 )
agg_result_fu_146_p1  STD_LOGIC_VECTOR ( 1 downto 0 )
agg_result_fu_146_p3  STD_LOGIC_VECTOR ( 1 downto 0 )
agg_result_fu_146_p5  STD_LOGIC_VECTOR ( 1 downto 0 )
agg_result_fu_146_p7  STD_LOGIC_VECTOR ( 1 downto 0 )
ap_ce_reg  STD_LOGIC

Attributes

shreg_extract  string

Instantiations

sparsemux_9_2_6_1_1_x_u12  BDTModel_sparsemux_9_2_6_1_1_x <Entity BDTModel_sparsemux_9_2_6_1_1_x>

Detailed Description

Definition at line 21 of file BDTModel_decision_function_8.vhd.


The documentation for this class was generated from the following file: