eFEX firmware  1.7.3
ATLAS l1-calo - electron and tau feature extraction firmware for eFEX boards

Back to eFEX documentation
Processes | Signals
behav Architecture Reference

Processes

PROCESS_15  ( din0 , din1 , din2 , din3 , sel )

Signals

dout_tmp  std_logic_vector ( dout_WIDTH- 1 downto 0 )

Detailed Description

Definition at line 55 of file BDTModel_sparsemux_9_2_7_1_1.vhd.


The documentation for this class was generated from the following file: