My Project
v0.0.16
|
Entities | |
RTL | architecture |
Libraries | |
IEEE |
Use Clauses | |
STD_LOGIC_1164 | |
NUMERIC_STD |
Ports | |
STABLE_CLOCK | in STD_LOGIC |
RUN_PHALIGNMENT | in STD_LOGIC |
PHASE_ALIGNMENT_DONE | out STD_LOGIC := ' 0 ' |
PHALIGNDONE | in STD_LOGIC |
DLYSRESET | out STD_LOGIC |
DLYSRESETDONE | in STD_LOGIC |
RECCLKSTABLE | in STD_LOGIC |
|
Port |
|
Port |
|
Library |
|
Package |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Package |