My Project
v0.0.16
|
Entities | |
rtl | architecture |
Libraries | |
ieee | |
unisim |
Use Clauses | |
std_logic_1164 | |
VComponents |
Ports | |
ttc_clock | in std_logic |
clko_40 | out std_logic |
clko_200 | out std_logic |
load_algo | out std_logic |
locked | out std_logic |
|
Port |
|
Port |
|
Library |
|
Port |
|
Port |
|
Package |
|
Port |
|
Library |
|
Package |