rtl Architecture Reference

Processes
PROCESS_14	( clock , data_in )
PROCESS_948	( clock , data_in )

Constants
DELAY	time := 2 ns

Signals
retimed_data	std_logic_vector ( 31 downto 0 ) := ( others = > ' 0 ' )
data_int	std_logic_vector ( 31 downto 0 ) := ( others = > ' 0 ' )
insert_crc	std_logic := ' 0 '
crc_word_en	std_logic := ' 0 '

Member Function Documentation

PROCESS_14()

PROCESS_14 (   clock ,   data_in   )

Process

PROCESS_948()

PROCESS_948 (   clock ,   data_in   )

Process

Member Data Documentation

crc_word_en

crc_word_en std_logic := ' 0 '

Signal

data_int

data_int std_logic_vector ( 31 downto 0 ) := ( others = > ' 0 ' )

Signal

DELAY

DELAY time := 2 ns

Constant

insert_crc

insert_crc std_logic := ' 0 '

Signal

retimed_data

retimed_data std_logic_vector ( 31 downto 0 ) := ( others = > ' 0 ' )

Signal

---

The documentation for this class was generated from the following file:

• common/LatomeCRC/hdl/crc_add.vhd