My Project
v0.0.16
|
Entities | |
rtl | architecture |
Libraries | |
ieee |
Use Clauses | |
std_logic_1164 | |
numeric_std |
Generics | |
RATIO | positive := 6 |
DWIDTH | positive := 32 |
ALIGN | integer := 0 |
Ports | |
clk_f | in std_logic |
clk_s | in std_logic |
rst_s | in std_logic |
d_f | in std_logic_vector ( DWIDTH - 1 downto 0 ) |
d_s | out std_logic_vector ( DWIDTH * RATIO - 1 downto 0 ) |
|
Generic |
|
Port |
|
Port |
|
Generic |
|
Library |
|
Package |
|
Generic |
|
Port |
|
Package |