My Project  v0.0.16
Signals | Processes
rtl Architecture Reference

Processes

PROCESS_361  ( clk_f )
PROCESS_362  ( clk_s )
PROCESS_923  ( clk_f )
PROCESS_924  ( clk_s )

Signals

ctr  integer range RATIO - 1 downto 0 := 0
d  std_logic_vector ( DWIDTH * RATIO - 1 downto 0 )

Member Function Documentation

◆ PROCESS_361()

PROCESS_361 (   clk_f  
)
Process

◆ PROCESS_362()

PROCESS_362 (   clk_s  
)
Process

◆ PROCESS_923()

PROCESS_923 (   clk_f  
)
Process

◆ PROCESS_924()

PROCESS_924 (   clk_s  
)
Process

Member Data Documentation

◆ ctr

ctr integer range RATIO - 1 downto 0 := 0
Signal

◆ d

d std_logic_vector ( DWIDTH * RATIO - 1 downto 0 )
Signal
The documentation for this class was generated from the following file:
Generated by   doxygen 1.8.13