My Project  v0.0.16
Generics | Ports | Libraries | Use Clauses
ipbus_dss_buffer_control Entity Reference
Inheritance diagram for ipbus_dss_buffer_control:
Inheritance graph
[legend]
Collaboration diagram for ipbus_dss_buffer_control:
Collaboration graph
[legend]

Entities

rtl  architecture
 

Libraries

IEEE 

Use Clauses

STD_LOGIC_1164 
numeric_std 
ipbus  Package <ipbus>
ftm  Package <ftm>

Generics

ADDR_WIDTH  natural

Ports

ipbus_clk   in STD_LOGIC
reset   in STD_LOGIC
ipbus_in   in ipb_wbus
ipbus_out   out ipb_rbus
ttc_clk   in std_logic
run_in   in std_logic
frame_type   out std_logic_vector ( 2 downto 0 )
sync_frame   out std_logic := ' 0 '
run_source   out std_logic
capture_rx   out std_logic
run_sink   out std_logic

Member Data Documentation

◆ ADDR_WIDTH

ADDR_WIDTH natural
Generic

◆ capture_rx

capture_rx out std_logic
Port

◆ frame_type

frame_type out std_logic_vector ( 2 downto 0 )
Port

◆ ftm

ftm
Package

◆ IEEE

IEEE
Library

◆ ipbus

ipbus
Package

◆ ipbus_clk

ipbus_clk in STD_LOGIC
Port

◆ ipbus_in

ipbus_in in ipb_wbus
Port

◆ ipbus_out

ipbus_out out ipb_rbus
Port

◆ numeric_std

numeric_std
Package

◆ reset

reset in STD_LOGIC
Port

◆ run_in

run_in in std_logic
Port

◆ run_sink

run_sink out std_logic
Port

◆ run_source

run_source out std_logic
Port

◆ STD_LOGIC_1164

STD_LOGIC_1164
Package

◆ sync_frame

sync_frame out std_logic := ' 0 '
Port

◆ ttc_clk

ttc_clk in std_logic
Port

The documentation for this class was generated from the following file: