My Project  v0.0.16
Generics | Ports | Libraries | Use Clauses
ipbus_syncreg_v Entity Reference
Inheritance diagram for ipbus_syncreg_v:
Inheritance graph
[legend]
Collaboration diagram for ipbus_syncreg_v:
Collaboration graph
[legend]

Entities

rtl  architecture
 

Libraries

IEEE 

Use Clauses

STD_LOGIC_1164 
numeric_std 
ipbus  Package <ipbus>
ipbus_reg_types  Package <ipbus_reg_types>

Generics

N_CTRL  natural := 1
N_STAT  natural := 1

Ports

clk   in std_logic
rst   in std_logic
ipb_in   in ipb_wbus
ipb_out   out ipb_rbus
slv_clk   in std_logic
d   in ipb_reg_v ( N_STAT - 1 downto 0 )
q   out ipb_reg_v ( N_CTRL - 1 downto 0 )
qmask   in ipb_reg_v ( N_CTRL - 1 downto 0 ) := ( others = > ( others = > ' 1 ' ) )
stb   out std_logic_vector ( N_CTRL - 1 downto 0 )

Member Data Documentation

◆ clk

clk in std_logic
Port

◆ d

d in ipb_reg_v ( N_STAT - 1 downto 0 )
Port

◆ IEEE

IEEE
Library

◆ ipb_in

ipb_in in ipb_wbus
Port

◆ ipb_out

ipb_out out ipb_rbus
Port

◆ ipbus

ipbus
Package

◆ ipbus_reg_types

ipbus_reg_types
Package

◆ N_CTRL

N_CTRL natural := 1
Generic

◆ N_STAT

N_STAT natural := 1
Generic

◆ numeric_std

numeric_std
Package

◆ q

q out ipb_reg_v ( N_CTRL - 1 downto 0 )
Port

◆ qmask

qmask in ipb_reg_v ( N_CTRL - 1 downto 0 ) := ( others = > ( others = > ' 1 ' ) )
Port

◆ rst

rst in std_logic
Port

◆ slv_clk

slv_clk in std_logic
Port

◆ stb

stb out std_logic_vector ( N_CTRL - 1 downto 0 )
Port

◆ STD_LOGIC_1164

STD_LOGIC_1164
Package

The documentation for this class was generated from the following file: