My Project
v0.0.16
|
Entities | |
rtl | architecture |
Libraries | |
ieee |
Use Clauses | |
std_logic_1164 | |
numeric_std |
Generics | |
WIDTH | positive := 1 |
Ports | |
clk | in std_logic |
d | in std_logic_vector ( WIDTH - 1 downto 0 ) |
q | out std_logic_vector ( WIDTH - 1 downto 0 ) |
|
Port |
|
Library |
|
Package |
|
Package |
|
Generic |