My Project
v0.0.16
|
Entities | |
rtl | architecture |
Libraries | |
IEEE |
Use Clauses | |
STD_LOGIC_1164 | |
numeric_std | |
ftm | Package <ftm> |
Ports | |
data_clk | in std_logic |
ttc_clk | in std_logic |
sync_frame | in std_logic |
L1A | in std_logic := ' 0 ' |
BCR | in std_logic := ' 0 ' |
ECR | in std_logic := ' 0 ' |
ecrid_reset | in std_logic := ' 0 ' |
tx_shelf_num | in std_logic_vector ( 3 downto 0 ) |
l1id_info | out std_logic_vector ( 31 downto 0 ) |
data_out | out mgt_data |
|
Port |
|
Port |
|
Port |
|
Port |
|
Package |
|
Library |
|
Port |
|
Port |
|
Package |
|
Package |
|
Port |
|
Port |
|
Port |