|
My Project
v0.0.16
|

Entities | |
| rtl | architecture |
Libraries | |
| ieee | |
Use Clauses | |
| std_logic_1164 | |
| numeric_std | |
Ports | |
| mac_clk | in std_logic |
| rx_reset | in std_logic |
| my_rx_data | in std_logic_vector ( 7 downto 0 ) |
| my_rx_valid | in std_logic |
| my_rx_last | in std_logic |
| my_rx_error | in std_logic |
| pkt_drop_arp | in std_logic |
| My_MAC_addr | in std_logic_vector ( 47 downto 0 ) |
| My_IP_addr | in std_logic_vector ( 31 downto 0 ) |
| arp_data | out std_logic_vector ( 7 downto 0 ) |
| arp_addr | out std_logic_vector ( 12 downto 0 ) |
| arp_we | out std_logic |
| arp_end_addr | out std_logic_vector ( 12 downto 0 ) |
| arp_send | out std_logic |
| MAC_addr | in std_logic_vector ( 47 downto 0 ) |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Library |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Port |
|
Package |
|
Port |
|
Port |
|
Package |
1.8.13