BDTModel_decision_function_31.vhd

-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
 
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
 
entity BDTModel_decision_function_31 is
port (
    ap_ready : OUT STD_LOGIC;
    x_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    x_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (6 downto 0) );
end;
 
 
architecture behav of BDTModel_decision_function_31 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_1BC : STD_LOGIC_VECTOR (15 downto 0) := "0000000110111100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv16_28D : STD_LOGIC_VECTOR (15 downto 0) := "0000001010001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_44 : STD_LOGIC_VECTOR (6 downto 0) := "1000100";
    constant ap_const_logic_0 : STD_LOGIC := '0';
 
attribute shreg_extract : string;
    signal tmp_fu_66_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal comparison_fu_60_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_12_fu_76_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_13_fu_82_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_23_fu_88_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_fu_94_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln170_fu_106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_26_fu_100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln170_fu_112_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln170_fu_116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln170_fu_122_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_fu_138_p9 : STD_LOGIC_VECTOR (6 downto 0);
    signal agg_result_fu_138_p10 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_fu_138_p11 : STD_LOGIC_VECTOR (6 downto 0);
    signal agg_result_fu_138_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_fu_138_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_fu_138_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_fu_138_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;
 
    component BDTModel_sparsemux_9_2_7_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        din3 : IN STD_LOGIC_VECTOR (6 downto 0);
        def : IN STD_LOGIC_VECTOR (6 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;
 
 
 
begin
    sparsemux_9_2_7_1_1_U1 : component BDTModel_sparsemux_9_2_7_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 7,
        CASE1 => "01",
        din1_WIDTH => 7,
        CASE2 => "10",
        din2_WIDTH => 7,
        CASE3 => "11",
        din3_WIDTH => 7,
        def_WIDTH => 7,
        sel_WIDTH => 2,
        dout_WIDTH => 7)
    port map (
        din0 => ap_const_lv7_1F,
        din1 => ap_const_lv7_29,
        din2 => ap_const_lv7_37,
        din3 => ap_const_lv7_44,
        def => agg_result_fu_138_p9,
        sel => agg_result_fu_138_p10,
        dout => agg_result_fu_138_p11);
 
 
 
 
    activation_23_fu_88_p2 <= (comparison_fu_60_p2 xor ap_const_lv1_1);
    activation_26_fu_100_p2 <= (comparison_13_fu_82_p2 and activation_23_fu_88_p2);
    activation_fu_94_p2 <= (comparison_fu_60_p2 and comparison_12_fu_76_p2);
    agg_result_fu_138_p10 <= 
        select_ln170_fu_122_p3 when (or_ln170_fu_116_p2(0) = '1') else 
        ap_const_lv2_3;
    agg_result_fu_138_p9 <= "XXXXXXX";
    ap_ready <= ap_const_logic_1;
    ap_return <= agg_result_fu_138_p11;
    comparison_12_fu_76_p2 <= "1" when (tmp_fu_66_p4 = ap_const_lv13_0) else "0";
    comparison_13_fu_82_p2 <= "1" when (unsigned(x_0_val) < unsigned(ap_const_lv16_28D)) else "0";
    comparison_fu_60_p2 <= "1" when (unsigned(x_0_val) < unsigned(ap_const_lv16_1BC)) else "0";
    or_ln170_fu_116_p2 <= (comparison_fu_60_p2 or activation_26_fu_100_p2);
    select_ln170_fu_122_p3 <= 
        zext_ln170_fu_112_p1 when (comparison_fu_60_p2(0) = '1') else 
        ap_const_lv2_2;
    tmp_fu_66_p4 <= x_1_val(15 downto 3);
    xor_ln170_fu_106_p2 <= (ap_const_lv1_1 xor activation_fu_94_p2);
    zext_ln170_fu_112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln170_fu_106_p2),2));
end behav;