eFEX firmware  1.7.3
ATLAS l1-calo - electron and tau feature extraction firmware for eFEX boards

Back to eFEX documentation
Generics | Libraries | Ports | Use Clauses
packet_tide_mark_block Entity Reference

Instantiate tide mark calculation for a set of 16 bit values... More...

Inheritance diagram for packet_tide_mark_block:
packet_status_block packet_block top_efex_control

Entities

rtl  architecture
 Instantiate tide mark calculation for a set of 16 bit values... More...
 

Libraries

ieee 
 Use standard library.
infrastructure_lib 

Use Clauses

std_logic_1164 
numeric_std 
packet_mux_type  Package <packet_mux_type>

Generics

NChannels  positive := 4

Ports

clk_320   in   std_logic
rst_status_cntrs   in   std_logic
value_bus   in   fifo_status_array ( NChannels- 1 downto 0 )
tide_mark_bus   out   fifo_status_array ( NChannels- 1 downto 0 )

Detailed Description

Instantiate tide mark calculation for a set of 16 bit values...

Instantiate tide mark calculation for a set of 16 bit values

Input is array of NChannels fifo_status_array containing the instantaneous values Output is array of NChannels fifo_status_array in the same order containing the tide mark values

Author
David Sankey

Definition at line 20 of file packet_tide_mark_block.vhd.


The documentation for this class was generated from the following file: