MGT ipbus control.
This Module combines all the slaves of the MGTs in the design and connects to the ipbus registers. it uses generic values that allow to implement only the slaves of enabled quads in the design Implements the control and status interface to all of the MGTs in the design as follows:
- Control registers for each of 16 MGT Quads that enable the MGTs and control of the loopback mode of MGTs.
- Implements pulse for softreset_tx one per MGT Tx-Rx Quad that resets to tx side of the MGTs
- Implements pulse for softreset_x one per MGT Tx-Rx Quad that resets to tx side of the MGTs.
- 16 bits register for pll_lock in QPLL status bits one per MGT Quad
- 16 bits register for pll_refclklost in QPLL status bits; one per MGT Quad
- 16 bits register for qpll_fsm_reset_done in QPLL status bits; one per MGT Quad
- 64 bits register for rx_resetdone in MGT Rx status bits, one per (Tx-Rx and Rx) MGT
- 64 bits register for rx_fsm_resetdone in MGT Rx status bits, one per (Tx-Rx and Rx) MGT
- 64 bits register for rx_byteisaligned in MGT Rx status bits, one per (Tx-Rx and Rx) MGT
- 16 bits register for tx_resetdone in MGT Tx status bits, one per Tx-Rx MGT
- 16 bits register for tx_fsm_resetdone in MGT Tx status bits, one per Tx-Rx MGT
- 64 bits register for rx_realign in MGT Rx status bits, one per (Tx-Rx and Rx) MGT
- 64 bits register for rx_disperr in MGT Rx status bits, one per (Tx-Rx and Rx) MGT
- 64 bits register for encode_error in MGT Rx status bits, one per (Tx-Rx and Rx) MGT
Definition in file mgt_slaves.vhd.