8 USE ieee.std_logic_1164.
all;
9 USE ieee.std_logic_arith.
all;
34 signal cntr :unsigned(5 downto 0);
43 SIGNAL current_state : STATE_TYPE;
44 SIGNAL next_state : STATE_TYPE;
47 SIGNAL nreset_cld : std_logic ;
52 clocked_proc :
PROCESS (
62 cntr <= (others => '0');
63 ELSIF (clk'EVENT AND clk = '1') THEN
64 current_state <= next_state;
69 cntr <= (others => '0');
84 END PROCESS clocked_proc;
87 nextstate_proc :
PROCESS (
102 IF (cntr = 32 and en_rst ='0') THEN
112 END PROCESS nextstate_proc;
Reset generation of PLLs.
Reset generation of PLLs.
in en_rst std_logic
reset pll
out nreset std_logic
active low pll reset