![]() |
eFEX firmware
1.7.3
ATLAS l1-calo - electron and tau feature extraction firmware for eFEX boards
|
process fpga common slaves More...
Go to the source code of this file.
Entities | |
| slaves | entity |
| process fpga common slaves More... | |
| rtl | architecture |
| process fpga common slaves More... | |
process fpga common slaves
This slave process_fpga comprises a collection of IPBus slaves of the process FPGAs a slave being an interface between IPBus and the application logic It implements a simple control or status register, an area of RAM that is mapped to IPBus, a stare machine under IPBus control, or an interface to a second bus, such as SPI and XADC. The ipbus bus fabric, address select logic, data multiplexers This version selects the addressed slave depending on the state of incoming control lines
Definition in file slave_process_fpga.vhd.
1.9.1