readout_ipb_slave.vhd File Reference

IPBUS readout slave definitions of registers used in the Top Level Readout Block. More...

Go to the source code of this file.

Entities
readout_ipb_slave	entity
	IPBUS readout slave definitions of registers used in the Top Level Readout Block. More...
Behavioral	architecture
	IPBUS readout slave definitions of registers used in the Top Level Readout Block. More...

Detailed Description

IPBUS readout slave definitions of registers used in the Top Level Readout Block.

This is the IPBUS readout slave definitions of registers used in the Top Level Readout Block. There are 3 section:

1. Top Level IPBUS Fabric and Registers.
2. RAW Calorimeter Readout Registers.
3. XTOB/TOB Readout Registers.

There are two registers at this level, therefore there is a need for a IPBUS Fabric Module.

The IPBus bus fabric, which also has address select logic and data multiplexers. This version selects the addressed slave depending on the state of incoming control lines.

The control register is a 32b register, which is read/written through the IPBus.

• bit 0 : 1 = all fibre readout, 0 = error fibre readout

The Pulse Registe is 32b register, which is read/written through the IPBus.

• This is a pulse register and automatically resets to ZERO after one clock cycle.
• bit 0 = Not Used
• bit 1 = Reset 24-bit L1A_ID counter
• bit 2 = Reset FIFOs and FSMs in RAW Readout module
• bit 3 = Reset FIFOs and FSMs in TOB Readout module
• bit 4 = Not Used
• bit 5 = Reset SPY RAM Write address to Zero for both RAW and TOB Readout
• bit 6 = Reset BUSY counter for RAW and TOB data
• bit 7 = Reset ECR Debug Counter
• bit 8 = Reset L1A Debug Counter
• bit 9 = Latch BUSY Counters for readout by TDAQ software

Top Level Counters, which are read through the IPBus.

• Addr 0 = BUSY RAW counter - Number of RAW Readout BUSY assertions
• Addr 1 = BUSY TOB counter - Number of TOB Readout BUSY assertions
• Addr 2 = BUSY RAW Duration counter - Number of 40M clocks RAW Readout BUSY is asserted
• Addr 3 = BUSY TOB Duration counter - Number of 40M clocks TOB Readout BUSY is asserted
• Addr 4 = ECR Debug Counter
• Addr 5 = L1A Debug Counter
• Addr 6 = Real Time 40M Counter - Number of 40M clocks
• Addr 7 = TOB Double Word Counter - Number of identical TOB double words

Author

Saeed Taghavi

Definition in file readout_ipb_slave.vhd.