eFEX firmware  1.7.3
ATLAS l1-calo - electron and tau feature extraction firmware for eFEX boards

Back to eFEX documentation
Entities
ttc_parity.vhd File Reference

generate parity for data going from Control FPGA to Processors More...

Go to the source code of this file.

Entities

ttc_parity  entity
 generate parity for data going from Control FPGA to Processors More...
 
rtl  architecture
 generate parity for data going from Control FPGA to Processors More...
 

Detailed Description

generate parity for data going from Control FPGA to Processors

Outputs parity of 12 bit (BCN) and full 32 bit TTC word Odd or even depending on GENERIC SEED

Author
Dave Sankey

Definition in file ttc_parity.vhd.