eFEX firmware  1.7.3
ATLAS l1-calo - electron and tau feature extraction firmware for eFEX boards

Back to eFEX documentation
Constants | Instantiations | Signals
Behavioral Architecture Reference

Top of TOB sorting module with IPBus interface. More...

Constants

N_CTRL  positive := 4
N_STAT  positive := 4

Signals

ipb_to_slaves  ipb_wbus_array ( N_SLAVES- 1 downto 0 )
ipb_from_slaves  ipb_rbus_array ( N_SLAVES- 1 downto 0 ) := ( others = > IPB_RBUS_NULL )
write_reg  ipb_reg_v ( N_STAT- 1 downto 0 ) := ( others = > ( others = > ' 0 ' ) )
read_reg  ipb_reg_v ( N_CTRL- 1 downto 0 )
regControl_eg  AlgoRegister
regStatus_eg  AlgoRegister
regControl_tau  AlgoRegister
regStatus_tau  AlgoRegister
regDebug  AlgoRegisters ( 3 downto 0 )
AlgoStart  std_logic
AlgoData_eg  AlgoTriggerObjects ( 7 downto 0 )
AlgoData_tau  AlgoTriggerObjects ( 7 downto 0 )
SortStart_eg  std_logic
SortWrite_eg  std_logic
SortData_eg  AlgoTriggerObject
SortedData_eg  AlgoTriggerObject
SortingData_eg  AlgoTriggerObjects ( 7 downto 0 )
SortStart_tau  std_logic
SortWrite_tau  std_logic
SortData_tau  AlgoTriggerObject
SortedData_tau  AlgoTriggerObject
SortingData_tau  AlgoTriggerObjects ( 7 downto 0 )
InputRAMOut_eg  AlgoOutput
InputRAMOut_tau  AlgoOutput
FakeInputEnable_eg  std_logic := ' 0 '
FakeInputEnable_tau  std_logic := ' 0 '
SpyInputEnable_eg  std_logic := ' 0 '
SpyInputEnable_tau  std_logic := ' 0 '
OutputRAMOut_eg  AlgoTriggerObject
OutputRAMOut_tau  AlgoTriggerObject
FakeOutputEnable_eg  std_logic := ' 0 '
FakeOutputEnable_tau  std_logic := ' 0 '
SpyOutputEnable_eg  std_logic := ' 0 '
SpyOutputEnable_tau  std_logic := ' 0 '
SpyBCN_eg  std_logic := ' 0 '
SpyBCN_tau  std_logic := ' 0 '
SpyBCN_out_eg  std_logic := ' 0 '
SpyBCN_out_tau  std_logic := ' 0 '
BCN_int  std_logic_vector ( 11 downto 0 )

Instantiations

ipbus_fabric  ipbus_fabric_sel
ipbus_sorting_registers  ipbus_ctrlreg_v
eg_inputram  ipbus_sorting_inputRAM_wrapper <Entity ipbus_sorting_inputRAM_wrapper>
topsorting_eg  TopSortingModule <Entity TopSortingModule>
eg_outputram  ipbus_sorting_outputRAM_wrapper <Entity ipbus_sorting_outputRAM_wrapper>
tau_inputram  ipbus_sorting_inputRAM_wrapper <Entity ipbus_sorting_inputRAM_wrapper>
topsorting_tau  TopSortingModule <Entity TopSortingModule>
tau_outputram  ipbus_sorting_outputRAM_wrapper <Entity ipbus_sorting_outputRAM_wrapper>
bcn_delay  GeneralDelay <Entity GeneralDelay>

Detailed Description

Top of TOB sorting module with IPBus interface.

This module is an IPBus-capable wrapper of the TopSorting Modules. It contains 2 8-input sorting modules, one for e/g one for tau, 2 input and 2 output spyRAMs, all ipbus controlled.

Author
Francesco Gonnella

Definition at line 56 of file IPBusTopSortingModule.vhd.


The documentation for this class was generated from the following file: